

# CoreEZ<sup>®</sup>

## i3 Electronics: Thin Core Flip Chip Technology

Our CoreEZ<sup>®</sup> semiconductor package uses the HyperBGA<sup>®</sup> manufacturing platform to offer a thin core build up flip chip package with very dense core vias using a cost sensitive material set. The core via density provides 199 micron via to via core pitch, resulting in an essentially coreless structure.

High core via density is achieved using smaller pads and the same 50 micron laser drilled holes used in producing HyperBGA<sup>®</sup> to unblock wiring channels through the core. This enables CoreEZ<sup>®</sup> to provide up to twice the number of signal layers as a standard build up package that uses mechanically drilled core vias with large capture pads.

The end result is an extremely cost effective solution that allows full strip line signal layers on both sides of the core. Component cost is further reduced by enabling die shrink through die pad pitch reduction down to 150 microns.

In addition, the thinness of the core provides improved power distribution and the ability to dissipate chip thermal power into the PCB.

CoreEZ<sup>®</sup> is an excellent choice for applications requiring low cost build up materials along with high reliability, performance and wireability. It is also well suited to aerospace applications requiring radiation tolerance.

## FEATURES

### DENSITY

- 199  $\mu\text{m}$  core via pitch, 50  $\mu\text{m}$  laser drilled vias and 25  $\mu\text{m}$  LW/LS allows full signal wiring on both sides of the core

### ELECTRICAL PERFORMANCE

- Thin core (200  $\mu\text{m}$ ) build up structure reduces inductance, providing better power distribution
- High speed differential pair designs reduces electrical noise
- Up to 4 full strip line signal layers provides excellent electrical performance

### RELIABILITY

- Twice the board level reliability of a standard FC PBGA or FC ceramic BGA

### FLEXIBILITY

- Customizable wireability and flexibility provided with 6, 8, 10 or 12 layers
- Excellent performance with a low cost material set means no compromising
- Parts available in any shape, enabling the merger of dense circuitization found in chip packaging with configuration variety found in traditional PC board technology

# Specifications

## Laminate

<b>Line width</b>	25 $\mu\text{m}$ minimum
<b>Line space</b>	25 $\mu\text{m}$ minimum
<b>Pad diameter</b>	100 $\mu\text{m}$ minimum
<b>Via diameter</b>	250 $\mu\text{m}$ minimum (UV laser drilled)
<b>Minimum die pad pitch</b>	150 $\mu\text{m}$
<b>Build-up dielectric thickness</b>	35 $\mu\text{m}$ , 50 $\mu\text{m}$

## MATERIALS

<b>All planes</b>	Copper
<b>Dielectrics</b>	P-Aramid in core and silica-filled high Tg epoxy resin-coated copper
<b>FCA pad metallurgy</b>	Coined solder bumps on copper, or on 200 microinches of e Ni on 4 microinches I Au on copper
<b>Lid metallurgy/thickness</b>	Copper/1.00 mm (substrates do not include lids)

## ELECTRICAL


<b>Build-up layer dielectric constant</b>	3.7 up to 2.5 GHz
<b>Build-up layer loss</b>	0.013 to 1 MHz
<b>Core material dielectric constant</b>	3.7 up to 2.5 GHz
<b>Core material dielectric loss</b>	0.018 at 1 MHz

## PHYSICAL

<b>Build-up layer dielectric constant</b>	3.7 up to 2.5 GHz
<b>Build-up layer loss</b>	0.013 to 1 MHz
<b>Core material dielectric constant</b>	3.7 up to 2.5 GHz
<b>Core material dielectric loss</b>	0.018 at 1 MHz
<b>Single chip body sizes</b>	JEDEC up to 55.0 mm
<b>System-in-package body size</b>	Custom
<b>Number of I/Os</b>	Up to 2916 at 1.0 mm

## RELIABILITY STRESS TESTING

<b>Board level thermal cycles</b>	Over 4,000 cycles of 0° to 100°C
<b>High-temperature storage</b>	150°C for 1,000 hours
<b>Component level thermal cycles</b>	1,000 cycles of -55° to 125°C



Results may vary with different die, assembly processing or design attributes.

Test results for a 42.5 mm body size with a 17.3 mm die and 200  $\mu\text{m}$  die pad pitch with low melt bumps and a 42.5 mm body size with a 14.7 mm die and 225  $\mu\text{m}$  die pad pitch with high melt bumps.

The i3 Electronics, Inc. logo, i3 Electronics, Inc. and CoreEZ are registered trademarks of i3 Electronics, Inc. Printed in the United States of America, 2013. All rights reserved. The information provided is believed to be accurate and reliable. i3 Electronics, Inc. reserves the right to make changes to the product described without notice. No liability is assumed as a result of its use nor for any infringement of the rights of others.